#FPGA原型
# Vivado 项目
create_project riscv_npu_fpga
add_files {*.sv}
set_property top riscv_npu_soc [current_fileset]
synth_design -part xcvu9p-flgb2104-2-i
place_design
route_design
write_bitstream riscv_npu.bit